Using PyPCIe with Xilinx DMA/Bridge Subsystem for PCI Express 4.1 generates two read requests for a single read
Unraveling the Mystery of Double Read Requests in Py PC Ie and Xilinx DMA This article dives into a common issue encountered when using the Py PC Ie library wit